

LHF00L14 Flash Memory 32M (2Mb × 16)

(Model No.: LHF00L14)

Spec No.: EL163055 Issue Date: March 15, 2004

SPEC No. E L 1 6 3 0 5 5
ISSUE: Mar. 15, 2004
<u>To;</u>
SPECIFICATIONS
Product Type <u>32 M b i t F l a s h M e m o r y</u>
LHF00L14
Model No. (LHF00L14)
If you have any objections, please contact us before issuing purchasing order. * This specifications contains <u>34</u> pages including the cover and appendix. * Refer to LHF00LXX series Appendix (FUM03802).
CUSTOMERS ACCEPTANCE
DATE:
BY: PRESENTED
BY: U. Hotta Y.HOTTA Dept. General Manager
REVIEWED BY: PREPARED BY: H-Jakata S. Otani Product Development Dept. I
System-Flash Division Integrated Circuits Group SHARP CORPORATION

- Handle this document carefully for it contains material protected by international copyright law. Any reproduction, full or in part, of this material is prohibited without the express written permission of the company.
- When using the products covered herein, please observe the conditions written herein and the precautions outlined in the following paragraphs. In no event shall the company be liable for any damages resulting from failure to strictly adhere to these conditions and precautions.
 - The products covered herein are designed and manufactured for the following application areas. When using the products covered herein for the equipment listed in Paragraph (2), even for the following application areas, be sure to observe the precautions given in Paragraph (2). Never use the products for the equipment listed in Paragraph (3).
 - Office electronics
 - Instrumentation and measuring equipment
 - Machine tools

SHARP

- Audiovisual equipment
- Home appliance
- Communication equipment other than for trunk lines
- (2) Those contemplating using the products covered herein for the following equipment <u>which demands high</u> <u>reliability</u>, should first contact a sales representative of the company and then accept responsibility for incorporating into the design fail-safe operation, redundancy, and other appropriate measures for ensuring reliability and safety of the equipment and the overall system.
 - Control and safety devices for airplanes, trains, automobiles, and other transportation equipment
 - Mainframe computers
 - Traffic control systems
 - Gas leak detectors and automatic cutoff devices
 - Rescue and security equipment
 - Other safety devices and safety equipment, etc.
- (3) Do not use the products covered herein for the following equipment which demands extremely high performance in terms of functionality, reliability, or accuracy.
 - Aerospace equipment
 - Communications equipment for trunk lines
 - Control equipment for the nuclear power industry
 - Medical equipment related to life support, etc.
- (4) Please direct all queries and comments regarding the interpretation of the above three Paragraphs to a sales representative of the company.
- Please direct all queries regarding the products covered herein to a sales representative of the company.

LHF00L14

CONTENTS

PAGE

48-Lead TSOP (Normal Bend) Pinout 3
Pin Descriptions 4
Memory Map 5
Identifier Codes and OTP Address for Read Operation
OTP Block Address Map for OTP Program 7
Bus Operation
Command Definitions
Functions of Block Lock and Block Lock-Down 11
Block Locking State Transitions upon Command Write11
Block Locking State Transitions upon WP#/ACC Transition 12
Status Register Definition 13

PA	GE
1 Electrical Specifications	14
1.1 Absolute Maximum Ratings	14
1.2 Operating Conditions	14
1.2.1 Capacitance	15
1.2.2 AC Input/Output Test Conditions	15
1.2.3 DC Characteristics	16
1.2.4 AC Characteristics - Read-Only Operations	18
1.2.5 AC Characteristics - Write Operations	20
1.2.6 Reset Operations	22
1.2.7 Block Erase, Full Chip Erase, Program and OTP Program Performance.	23
2 Related Document Information	24
3 Package and packing specification	25

LHF00L14 32Mbit (2Mbit×16) Flash MEMORY

■ 32-M density with 16-bit I/O Interface

Read Operation

• 90ns

HARP

- Low Power Operation
 - 2.7V Read and Write Operations
 - Automatic Power Savings Mode reduces I_{CCR} in Static Mode
- Enhanced Code + Data Storage
 5µs Typical Erase/Program Suspends
- OTP (One Time Program) Block
 - 4-Word Factory-Programmed Area
 - 4-Word User-Programmable Area
- Operating Temperature -40° C to $+85^{\circ}$ C
- CMOS Process (P-type silicon substrate)
- Flexible Blocking Architecture
 - Eight 4-Kword Parameter Blocks
 - One 32-Kword Block
 - Thirty-one 64-Kword Blocks
 - Top Parameter Location

- Enhanced Data Protection Features
 - Individual Block Lock and Block Lock-Down with Zero-Latency
- All blocks are locked at power-up or device reset.
- Block Erase, Full Chip Erase, Word Program Lockout during Power Transitions
- Automated Erase/Program Algorithms
 - 3.0V Low-Power 10µs/Word (Typ.) Programming
 - 12.0V No Glue Logic 9µs/Word (Typ.) Production Programming and 0.8s Erase (Typ.)
- Cross-Compatible Command Support
 - Basic Command Set
 - Common Flash Interface (CFI)
- Extended Cycling Capability
 - Minimum 100,000 Block Erase Cycles
- 48-Lead TSOP (Normal Bend)
- ETOX^{TM*} Flash Technology
- Not designed or rated as radiation hardened


The product is a low power, high density, low cost, nonvolatile read/write storage solution for a wide range of applications. The product can operate at V_{CC} =2.7V-3.6V. Its low voltage operation capability greatly extends battery life for portable applications.

The memory array block architecture utilizes Enhanced Data Protection features, which provides maximum flexibility for safe nonvolatile code and data storage.

Special OTP (One Time Program) block provides an area to store permanent code such as an unique number.

* ETOX is a trademark of Intel Corporation.

LHF00L14



3

SHARP

		Table 1. Pin Descriptions					
Symbol	Туре	Name and Function					
A ₂₀ -A ₀	INPUT	ADDRESS INPUTS: Inputs for addresses.					
DQ ₁₅ -DQ ₀	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs data and commands during CUI (Command User Interface) write cycles, outputs data during memory array, status register, query code, identifier code reads. Data pins float to high-impedance (High Z) when the chip or outputs are deselected. Data is internally latched during an erase or program cycle.					
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE#-high (V_{IH}) deselects the device and reduces power consumption to standby levels.					
RST#	INPUT	RESET: When low (V_{IL}), RST# resets internal automation and inhibits write operations which provides data protection. RST#-high (V_{IH}) enables normal operation. After power-up or reset mode, the device is automatically set to read array mode. RST# must be low during power-up/down.					
OE#	INPUT	OUTPUT ENABLE: Gates the device's outputs during a read cycle.					
WE#	INPUT	WRITE ENABLE: Controls writes to the CUI and array blocks. Addresses and data are latched on the rising edge of CE# or WE# (whichever goes high first).					
WP#/ACC	INPUT/ SUPPLY	WRITE PROTECT: When WP#/ACC is V_{IL} , locked-down blocks cannot be unlocked. Erase or program operation can be executed to the blocks which are not locked and not locked-down. When WP#/ACC is V_{IH} , lock-down is disabled. Applying 12.0V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin. Applying 12.0V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ ACC may be connected to 12.0V±0.3V for a total of 80 hours maximum. Use of this pin at 12.0V+0.3V beyond these limits may reduce block cycling capability or cause permanent damage.					
RY/BY#	OPEN DRAIN OUTPUT	READY/BUSY#: Indicates the status of the internal WSM (Write State Machine). When low, WSM is performing an internal operation (block erase, full chip erase, program or OTP program). RY/BY#-High Z indicates that the WSM is ready for new commands, block erase is suspended and program is inactive, program is suspended, or the device is in reset mode.					
V _{CC}	SUPPLY	DEVICE POWER SUPPLY (2.7V-3.6V): With $V_{CC} \leq V_{LKO}$, all write attempts to the flash memory are inhibited. Device operations at invalid V_{CC} voltage (see DC Characteristics) produce spurious results and should not be attempted.					
GND	SUPPLY	GROUND: Do not float any ground pins.					
NC		NO CONNECT: Lead is not internally connected; it may be driven or floated.					

SHARP

$[A_{20}-A_0]$	
1FF000 1FEFFF	4-Kword Block 39
1FE000	4-Kword Block 38
1FDFFF 1FD000	4-Kword Block 37
1FCFFF 1FC000	4-Kword Block 36
1FBFFF 1FB000	4-Kword Block 35
1FAFFF 1FA000	4-Kword Block 34
1F9FFF 1F9000	4-Kword Block 33
1F8FFF 1F8000	4-Kword Block 32
1F7FFF 1F0000	32-Kword Block 31
1EFFFF 1E0000	64-Kword Block 30
1DFFFF 1D0000	64-Kword Block 29
1CFFFF 1C0000	64-Kword Block 28
1BFFFF 1B0000	64-Kword Block 27
1AFFFF 1A0000	64-Kword Block 26
19FFFF 190000	64-Kword Block 25
18FFFF 180000	64-Kword Block 24
17FFFF 170000	64-Kword Block 23
16FFFF 160000	64-Kword Block 22
15FFFF 150000	64-Kword Block 21
14FFFF 140000	64-Kword Block 20
13FFFF 130000	64-Kword Block 19
12FFFF 120000	64-Kword Block 18
11FFFF 110000	64-Kword Block 17
10FFFF 100000	64-Kword Block 16
0FFFFF 0F0000	64-Kword Block 15
0EFFFF 0E0000	64-Kword Block 14
0DFFFF 0D0000	64-Kword Block 13
0CFFFF 0C0000	64-Kword Block 12
0BFFFF 0B0000	64-Kword Block 11
0AFFFF 0A0000	64-Kword Block 10
09FFFF 090000	64-Kword Block 9
08FFFF 080000	64-Kword Block 8
07FFFF 070000	64-Kword Block 7
06FFFF 060000	64-Kword Block 6
05FFFF 050000	64-Kword Block 5
04FFFF 040000	64-Kword Block 4
03FFFF 030000	64-Kword Block 3
02FFFF	64-Kword Block 2
020000 01FFFF 010000	64-Kword Block 1
010000 00FFFF 000000	64-Kword Block 0

Figure 2. Memory Map (Top Parameter)

Table 2	Identifier Codes	and OTP	Address fo	or Read (Ineration
1able 2.	Identifier Codes		Audiess In	of Reau C	peration

		-		
	Code	Address [A ₂₀ -A ₀]	Data [DQ ₁₅ -DQ ₀]	Notes
Manufacturer Code	Manufacturer Code	000000Н	00B0H	
Device Code	Device Code	000001H	00A0H	
Block Lock Configuration Code	Block is Unlocked		$DQ_0 = 0$	1
	Block is Locked	Block Address	$DQ_0 = 1$	1
	Block is not Locked-Down	+2	$DQ_1 = 0$	1
	Block is Locked-Down		$DQ_1 = 1$	1
OTP	OTP Lock	000080H	OTP-LK	2
	OTP	000081-000088H	OTP	3

NOTES:

Block Address = The beginning location of a block address. DQ₁₅-DQ₂ are reserved for future implementation.
 OTP-LK=OTP Block Lock configuration.
 OTP=OTP Block data.

[A ₂₀ -A ₀]	
000088H	
	Customer Programmable Area
000085H	
000084H	
	Factory Programmed Area
000081H	
000080H	Reserved for Future Implementation (DQ15-DQ2)

Figure 3. OTP Block Address Map for OTP Program (The area outside 80H~88H cannot be used.)

Table 3. Bus $Operation^{(1, 2)}$								
Mode	Notes	RST#	CE#	OE#	WE#	Address	DQ ₁₅₋₀	RY/BY# (8)
Read Array	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	Х	D _{OUT}	High Z
Output Disable		V _{IH}	V _{IL}	V _{IH}	V _{IH}	X	High Z	X
Standby		V _{IH}	V _{IH}	X	X	X	High Z	X
Reset	3	V _{IL}	Х	Х	X	X	High Z	High Z
Read Identifier Codes/OTP	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Table 2	See Table 2	High Z
Read Query	6,7	V _{IH}	V _{IL}	V _{IL}	V _{IH}	See Appendix	See Appendix	High Z
Read Status Register	6	V _{IH}	V _{IL}	V _{IL}	V _{IH}	X	D _{OUT}	X
Write	4,5,6	V _{IH}	V _{IL}	V _{IH}	V _{IL}	X	D _{IN}	X

 $(1 \ 2)$

NOTES:

1. Refer to DC Characteristics for V_{IL} or V_{IH} voltages. 2. X can be V_{IL} or V_{IH} for control pins and addresses. 3. RST# at GND±0.2V ensures the lowest power consumption.

4. Command writes involving block erase, full chip erase, program or OTP program are reliably 4. Command writes involving block clase, full chip clase, executed when V_{CC}=2.7V-3.6V.
5. Refer to Table 4 for valid D_{IN} during a write operation.
6. Never hold OE# low and WE# low at the same timing.

7. Refer to Appendix of LHF00LXX series for more information about query code.

8. RY/BY# is V_{OL} when the WSM (Write State Machine) is executing internal block erase, full chip erase, program or OTP program algorithms. It is High Z during when the WSM is not busy, in block erase suspend mode (with program inactive), program suspend mode, or reset mode.

	Т	able 4. C	Command	Definitions ⁽¹	0)			
	Bus	First Bus Cycle			S	Second Bus Cycle		
Command	Cycles Req'd	Notes	Oper ⁽¹⁾	Addr ⁽²⁾	Data	Oper ⁽¹⁾	Addr ⁽²⁾	Data ⁽³⁾
Read Array	1		Write	Х	FFH			
Read Identifier Codes/OTP	≥ 2	4	Write	Х	90H	Read	IA or OA	ID or OD
Read Query	≥ 2	4	Write	Х	98H	Read	QA	QD
Read Status Register	2		Write	Х	70H	Read	X	SRD
Clear Status Register	1		Write	Х	50H			
Block Erase	2	5	Write	BA	20H	Write	BA	D0H
Full Chip Erase	2	5, 8	Write	Х	30H	Write	X	D0H
Program	2	5,6	Write	WA	40H or 10H	Write	WA	WD
Block Erase and Program Suspend	1	7, 8	Write	Х	B0H			
Block Erase and Program Resume	1	7, 8	Write	Х	D0H			
Set Block Lock Bit	2		Write	BA	60H	Write	BA	01H
Clear Block Lock Bit	2	9	Write	BA	60H	Write	BA	D0H
Set Block Lock-down Bit	2		Write	BA	60H	Write	BA	2FH
OTP Program	2	8	Write	OA	СОН	Write	OA	OD

Table 4.	Command	Definitions ⁽¹⁰⁾

NOTES:

- 1. Bus operations are defined in Table 3.
- 2. All addresses which are written at the first bus cycle should be the same as the addresses which are written at the second bus cycle.
 - X=Any valid address within the device.
 - IA=Identifier codes address (See Table 2).
 - QA=Query codes address. Refer to Appendix of LHF00LXX series for details.
 - BA=Address within the block being erased, set/cleared block lock bit or set block lock-down bit.
 - WA=Address of memory location for the Program command.
 - OA=Address of OTP block to be read or programmed (See Figure 3).
- 3. ID=Data read from identifier codes. (See Table 2).
 - QD=Data read from query database. Refer to Appendix of LHF00LXX series for details.
 - SRD=Data read from status register. See Table 8 for a description of the status register bits.
 - WD=Data to be programmed at location WA. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
 - OD=Data within OTP block. Data is latched on the rising edge of WE# or CE# (whichever goes high first) during command write cycles.
- 4. Following the Read Identifier Codes/OTP command, read operations access manufacturer code, device code, block lock configuration code and the data within OTP block (See Table 2).
- The Read Query command is available for reading CFI (Common Flash Interface) information.
- 5. Block erase, full chip erase or program cannot be executed when the selected block is locked. Unlocked block can be erased or programmed when RST# is V_{IH}.
- 6. Either 40H or 10H are recognized by the CUI (Command User Interface) as the program setup.
- 7. If the program operation and the erase operation are both suspended, the suspended program operation will be resumed first.
- 8. Full chip erase and OTP program operations can not be suspended. The OTP Program command can not be accepted while the block erase operation is being suspended.

9



- 9. Following the Clear Block Lock Bit command, block which is not locked-down is unlocked when WP#/ACC is V_{IL} . When WP#/ACC is V_{IH} , lock-down bit is disabled and the selected block is unlocked regardless of lock-down configuration.
- 10. Commands other than those shown above are reserved by SHARP for future device implementations and should not be used.

		(2)			
State	WP#/ACC	DQ1 ⁽¹⁾	DQ ₀ ⁽¹⁾	State Name	Erase/Program Allowed ⁽²⁾
[000]	0	0	0	Unlocked	Yes
[001] ⁽³⁾	0	0	1	Locked	No
[011]	0	1	1	Locked-down	No
[100]	1	0	0	Unlocked	Yes
[101] ⁽³⁾	1	0	1	Locked	No
[110] ⁽⁴⁾	1	1	0	Lock-down Disable	Yes
[111]	1	1	1	Lock-down Disable	No

Table 5. Functions of Block Lock ⁽⁵⁾ and Block Lock-Dow	Table 5.	Functions of Block	Lock ⁽⁵⁾ and B	lock Lock-Dow
--------------------------------------------------------------------	----------	--------------------	---------------------------	---------------

NOTES:

1. $DQ_0=1$: a block is locked; $DQ_0=0$: a block is unlocked.

 $DQ_1=1$: a block is locked-down; $DQ_1=0$: a block is not locked-down.

2. Erase and program are general terms, respectively, to express: block erase, full chip erase and program operations.

3. At power-up or device reset, all blocks default to locked state and are not locked-down, that is, [001] (WP#/ACC=0) or [101] (WP#/ACC=1), regardless of the states before power-off or reset operation.

4. When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are automatically locked.

5. OTP (One Time Program) block has the lock function which is different from those described above.

	Current S	tate		Result after Lock Command Written (Next State)				
State	WP#/ACC	DQ_1	DQ ₀	Set Lock ⁽¹⁾	Clear Lock ⁽¹⁾	Set Lock-down ⁽¹⁾		
[000]	0	0	0	[001]	No Change	[011] ⁽²⁾		
[001]	0	0	1	No Change ⁽³⁾	[000]	[011]		
[011]	0	1	1	No Change	No Change	No Change		
[100]	1	0	0	[101]	No Change	[111] ⁽²⁾		
[101]	1	0	1	No Change	[100]	[111]		
[110]	1	1	0	[111]	No Change	[111] ⁽²⁾		
[111]	1	1	1	No Change	[110]	No Change		

	Table 6.	Block Locking	State	Transitions	upon	Command	Write ⁽⁴⁾
--	----------	---------------	-------	-------------	------	---------	----------------------

NOTES:

1. "Set Lock" means Set Block Lock Bit command, "Clear Lock" means Clear Block Lock Bit command and "Set Lock-down" means Set Block Lock-Down Bit command.

2. When the Set Block Lock-Down Bit command is written to the unlocked block ($DQ_0=0$), the corresponding block is locked-down and automatically locked at the same time.

3. "No Change" means that the state remains unchanged after the command written.

4. In this state transitions table, assumes that WP#/ \widetilde{ACC} is not changed and fixed V_{IL} or V_{IH} .

Table 7. Block Locking State Transitions upon WP#/ACC Transition ⁽⁴⁾									
		Current Sta	ite		Result after WP#/ACC Transition (Next State)				
Previous State	State	WP#/ACC	$CC DQ_1 DQ_0 WP\#/ACC=0 \rightarrow 1^{(1)}$		WP#/ACC= $1 \rightarrow 0^{(1)}$				
-	[000]	0	0	0	[100]	-			
-	[001]	0	0	1	[101]	-			
[110] ⁽²⁾	[011]	0	1	1	[110]	-			
Other than $[110]^{(2)}$					[111]	-			
-	[100]	1	0	0	-	[000]			
-	[101]	1	0	1	-	[001]			
-	[110]	1	1	0	-	[011] ⁽³⁾			
-	[111]	1	1	1	-	[011]			

			(4
Table 7	Block Locking State	Transitions upon	WP#/ACC Transition ⁽⁴⁾
raule /.	DIOCK LOCKINg State	manshinons upon	$\pi \pi \pi C Tanshuon$

NOTES:

SHARP

"WP#/ACC=0→1" means that WP#/ACC is driven to V_{IH} and "WP#/ACC=1→0" means that WP#/ACC is driven to V_{IL}.
 State transition from the current state [011] to the next state depends on the previous state.
 When WP#/ACC is driven to V_{IL} in [110] state, the state changes to [011] and the blocks are understated blocks.

automatically locked.

4. In this state transitions table, assumes that lock configuration commands are not written in previous, current and next state.

R	R	R	R	R	R	R	R	
15	14	13	12	11	10	9	8	
WSMS	BESS	BEFCES	POPS	WPACCS	PSS	DPS	R	
7	6	5	4	3	2	1	0	
	= RESERVED MENTS (R)	FOR FUTURE			NO	TES:		
SR.7 = WRITH 1 = Ready 0 = Busy	E STATE MAC	HINE STATUS (WSMS)	Status Register Machine).	indicates the s	status of the WS	M (Write St	
1 = Block	K ERASE SUS Erase Suspende Erase in Progre		(BESS)		or OTP progra	etermine block of more than the second se		
 SR.5 = BLOCK ERASE AND FULL CHIP ERASE STATUS (BEFCES) 1 = Error in Block Erase or Full Chip Erase 0 = Successful Block Erase or Full Chip Erase 				If both SR.5 and SR.4 are "1"s after a block erase, full chip erase, program, set/clear block lock bit, set block lock-down bit attempt, an improper command sequence was entered. SR.3 does not provide a continuous indication of WP#/ACC				
SR.4 = PROGRAM AND OTP PROGRAM STATUS (POPS) 1 = Error in Program or OTP Program 0 = Successful Program or OTP Program				level. The WSM interrogates and indicates the WP#/AC level only after Block Erase, Full Chip Erase, Program of OTP Program command sequences. SR.3 is not guaranteed report accurate feedback when WP#/ACC \neq V _{ACCH} .				
$1 = V_{CC} + 0$	tion Abort	(WPACCS) CC < 11.7V Dete	ct,	bit. The WSM in Erase, Full Chip sequences. It info operation, if the	nterrogates the b Erase, Progra forms the syste block lock bi bdes after write	block lock bit o am or OTP Prog m, depending or t is set. Reading ing the Read Id c lock bit status.	nly after Blor ram command the attemp the block lo	
SR.2 = PROGRAM SUSPEND STATUS (PSS) 1 = Program Suspended 0 = Program in Progress/Completed						erved for future ne status register.		
1 = Erase	or Program Att d Block, Opera							
SR.0 = RESEI	RVED FOR FU	TURE ENHANC	CEMENTS (R)					

 Electrical Specifications Absolute Maximum Ratings[*] 	*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not
Operating Temperature During Read, Erase and Program40°C to +85°C ⁽¹⁾	recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.
Storage Temperature	NOTES: 1. Operating temperature is for extended temperature
During under Bias40°C to +85°C During non Bias65°C to +125°C	 product defined by this specification. All specified voltages are with respect to GND. Minimum DC voltage is -0.5V on input/output pins and -0.2V on V_{CC} and WP#/ACC pins. During transitions,
Voltage On Any Pin (except V _{CC} and WP#/ACC)	 this level may undershoot to -2.0V for periods <20ns. Maximum DC voltage on input/output pins is V_{CC}+0.5V which, during transitions, may overshoot to V_{CC}+2.0V for periods <20ns. Maximum DC voltage on WP#/ACC may overshoot to
V_{CC} Supply Voltage0.2V to +3.9V $^{\rm (2)}$	 +13.0V for periods <20ns. 4. WP#/ACC erase/program voltage is normally 2.7V- 3.6V. Applying 11.7V-12.3V to WP#/ACC during
WP#/ACC Supply Voltage0.2V to +12.6V ^(2, 3, 4)	erase/program can be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 11.7V-12.3V for a total of 80 hours maximum.
Output Short Circuit Current 100mA ⁽⁵⁾	5. Output shorted for no more than one second. No more than one output shorted at a time.

1.2 Operating Conditions

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Operating Temperature	T _A	-40	+25	+85	°C	
V _{CC} Supply Voltage	V _{CC}	2.7	3.0	3.6	V	1
WP#/ACC Voltage when Used as a Logic Control		-0.2		0.4	V	
WP#/ACC Voltage when Used as a Logic Control	V _{IH}	2.4		V _{CC} + 0.4	V	1
WP#/ACC Supply Voltage	V _{ACCH}	11.7	12.0	12.3	V	1, 2
Block Erase Cycling: WP#/ACC=V _{IL} or V _{IH}		100,000			Cycles	
Block Erase Cycling: WP#/ACC=V _{ACCH} , 80 hrs.				1,000	Cycles	
Maximum WP#/ACC hours at V _{ACCH}				80	Hours	

NOTES:

1. See DC Characteristics tables for voltage range-specific specification.

2. Applying WP#/ACC=11.7V-12.3V during a erase or program can be done for a maximum of 1,000 cycles on each block. A permanent connection to WP#/ACC=11.7V-12.3V is not allowed and can cause damage to the device.

Symbol	Condition	Min.	Тур.	Max.	Unit
C _{IN}	V _{IN} =0.0V		4	7	pF
C _{IN}	V _{IN} =0.0V		18	22	pF
C _{OUT}	V _{OUT} =0.0V		6	10	pF
est Conditions	S				
JT Vcc/2		NTS		/2 OUTPUT	
ns, and output tim	in) for a Logic "1" and 0. ing ends at V _{CC} /2. Input	0V for a Logic rise and fall ti	e "0". mes (10% to 90	0%) < 5ns.	
4. Transient Inp	ut/Output Reference V	Vaveform for	V _{CC} =2.7V-3.	6V	
	Tabl	e 9. Test Cor	nfiguration Ca	apacitance Lo	oading Va
Т		Test Config	uration	C	L (pF)
\uparrow 1N914 \gtrless RL=3.3K		V _{CC} =2.7V	7-3.6V		50
1	C_{OUT} est Conditions JT $V_{CC}/2$ e driven at V_{CC} (mins, and output tim conditions are wh 4. Transient Inp 4. Transient Inp	COUT VOUT=0.0V est Conditions JT $V_{CC}/2$ JT $V_{CC}/2$ e driven at V_{CC} (min) for a Logic "1" and 0. ns, and output timing ends at $V_{CC}/2$. Input conditions are when $V_{CC}=V_{CC}$ (min). 4. Transient Input/Output Reference V	C_{OUT} $V_{OUT}=0.0V$ est Conditions est Conditions JT $V_{CC}/2$ TEST POINTS JT $V_{CC}/2$ TEST POINTS e driven at $V_{CC}(min)$ for a Logic "1" and 0.0V for a Logic ns, and output timing ends at $V_{CC}/2$. Input rise and fall the conditions are when $V_{CC}=V_{CC}(min)$. 4. Transient Input/Output Reference Waveform for $Table 9$. Test Config $T_{C}(min)/2$ Test Config	COUT VOUT=0.0V 6 est Conditions $\int \int V_{CC}/2$ $\int V_{CC}/2$ $\int V_{CC}/2$ JT $V_{CC}/2$ $\int V_{CC}/2$ V_{CC} e driven at $V_{CC}(min)$ for a Logic "1" and 0.0V for a Logic "0". V_{CC} e driven at $V_{CC}(min)$ for a Logic "1" and 0.0V for a Logic "0". V_{CC} e driven at $V_{CC}(min)$ for a Logic "1" and 0.0V for a Logic "0". V_{CC} e driven at $V_{CC}(min)$ for a Logic "1" and 0.0V for a Logic "0". V_{CC} e driven at $V_{CC}(min)$ for a Logic "1" and 0.0V for a Logic "0". $V_{CC} = 2.7V-3.$ the driven at $V_{CC} = V_{CC}(min)$. $V_{CC} = 2.7V-3.$ 4. Transient Input/Output Reference Waveform for $V_{CC} = 2.7V-3.$ Table 9. Test Configuration Ca $C_{C}(min)/2$ Table 9. Test Configuration Ca	C _{OUT} V _{OUT} =0.0V 6 10 esst Conditions i i i i JT $V_{CC}/2$ TEST POINTS $V_{CC}/2$ $V_{CC}/2$ $V_{CC}/2$ JT $V_{CC}/2$ TEST POINTS $V_{CC}/2$ $V_{CC}/2$ $V_{CC}/2$ e driven at V_{CC} (min) for a Logic "1" and 0.0V for a Logic "0". N_{CC} $V_{CC}/2$ $V_{CC}/2$ e driven at V_{CC} (min) for a Logic "1" and 0.0V for a Logic "0". N_{CC} $V_{CC}/2$ $V_{CC}/2$ e driven at V_{CC} (min) for a Logic "1" and 0.0V for a Logic "0". N_{CC} $V_{CC}/2$ $V_{CC}/2$ e driven at V_{CC} (min) for a Logic "1" and 0.0V for a Logic "0". N_{CC} $V_{CC}/2$ $V_{CC}/2$ e driven at V_{CC} (min) for a Logic "1" and 0.0V for a Logic "0". N_{CC} $V_{CC}/2$ $V_{CC}/2$ e driven at V_{CC} (min). $V_{CC} = V_{CC}$ (min). $V_{CC} = 2.7V-3.6V$ $N_{CC} = 2.7V-3.6V$ e driven at $V_{CC}/2$ Table 9. Test Configuration Capacitance Loging Test Configuration Capacitance Loging Test Configuration C_{C}

1.2.3 DC Characteristics

V_{CC}=2.7V-3.6V

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
I _{LI}	Input Load Current	1	-1.0	-75	+1.0	μΑ	V _{CC} =V _{CC} Max.,
I _{LO}	Output Leakage Current	1	-1.0		+1.0	μΑ	$V_{IN}/V_{OUT} = V_{CC}$ or GND
I _{CCS}	V _{CC} Standby Current	1,6,7		4	10	μΑ	$V_{CC}=V_{CC}Max.,$ $CE\#=RST\#=$ $V_{CC}\pm0.2V,$ $WP\#/ACC=V_{CC} \text{ or }$ GND
I _{CCAS}	V _{CC} Automatic Power Savings Current	1,3,6		4	10	μΑ	V _{CC} =V _{CC} Max., CE#=GND±0.2V, WP#/ACC=V _{CC} or GND
I _{CCD}	V _{CC} Reset Current	1,6		4	10	μΑ	RST#=GND±0.2V
I _{CCR}	V _{CC} Read Current	1,6			17	mA	$V_{CC}=V_{CC}Max.,$ $CE\#=V_{IL},$ $OE\#=V_{IH},$ $f=5MHz$
т		1,4,6		20	60	mA	WP#/ACC=V _{IL} or V _{IH}
I _{CCW}	V _{CC} Program Current	1,4,6		10	20	mA	WP#/ACC=V _{ACCH}
T	V _{CC} Block Erase,	1,4,6		10	30	mA	WP#/ACC=V _{IL} or V _{IH}
I _{CCE}	Full Chip Erase Current	1,4,6		4	10	mA	WP#/ACC=V _{ACCH}
I _{CCWS} I _{CCES}	V _{CC} Program or Block Erase Suspend Current	1,2,6		10	200	μΑ	CE#=V _{IH}
I _{ACCS} I _{ACCR}	WP#/ACC Standby or Read Current	1,5,6		2	5	μΑ	WP#/ACC≤V _{CC}
Τ	WP#/ACC Program Current	1,4,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCW}	wr#/ACC Flogram Current	1,4,5,6		10	30	mA	WP#/ACC=V _{ACCH}
Lee	WP#/ACC Block Erase,	1,4,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCE}	Full Chip Erase Current	1,4,5,6		5	15	mA	WP#/ACC=V _{ACCH}
Leanne	WP#/ACC Program	1,5,6		2	5	μA	WP#/ACC=V _{IL} or V _{IH}
I _{ACCWS}	Suspend Current	1,5,6		10	200	μA	WP#/ACC=V _{ACCH}
Loopa	WP#/ACC Block Erase Suspend	1,5,6		2	5	μΑ	WP#/ACC=V _{IL} or V _{IH}
I _{ACCES}	Current	1,5,6		10	200	μΑ	WP#/ACC=V _{ACCH}

DC Characteristics (Continued)

V_{CC}=2.7V-3.6V

Symbol	Parameter	Notes	Min.	Тур.	Max.	Unit	Test Conditions
V _{IL}	Input Low Voltage	5	-0.4		0.4	V	
V _{IH}	Input High Voltage	4	2.4		V _{CC} + 0.4	V	
V _{OL}	Output Low Voltage	4,7			0.2	V	V _{CC} =V _{CC} Min., I _{OL} =100µA
V _{OH}	Output High Voltage	4	V _{CC} -0.2			V	V _{CC} =V _{CC} Min., I _{OH} =-100µA
V _{ACCH}	WP#/ACC during Block Erase, Full Chip Erase, Program or OTP Program Operations		11.7	12.0	12.3	V	
V _{LKO}	V _{CC} Lockout Voltage		1.5			V	

NOTES:

SHARP

1. All currents are in RMS unless otherwise noted. Typical values are the reference values at V_{CC} =3.0V and T_A=+25°C unless V_{CC} is specified.

 I_{CCWS} and I_{CCES} are specified with the device de-selected. If read or program is executed while in block erase suspend mode, the device's current draw is the sum of I_{CCES} and I_{CCR} or I_{CCW}. If read is executed while in program suspend mode, the device's current draw is the sum of I_{CCWS} and I_{CCR}. 3. The Automatic Power Savings (APS) feature automatically places the device in power save mode after read cycle

completion. Standard address access timings (tAVOV) provide new data when addresses are changed.

4. Sampled, not 100% tested.

5. Applying 12.0V±0.3V to WP#/ACC provides fast erasing or fast programming mode. In this mode, WP#/ACC is power supply pin and supplies the memory cell current for block erasing and programming. Use similar power supply trace widths and layout considerations given to the V_{CC} power bus.

Applying 12.0V±0.3V to WP#/ACC during erase/program can only be done for a maximum of 1,000 cycles on each block. WP#/ACC may be connected to 12.0V±0.3V for a total of 80 hours maximum.

6. For all pins other than those shown in test conditions, input level is V_{CC} or GND.

7. Includes RY/BY#.

1.2.4 AC Characteristics - Read-Only Operations⁽¹⁾

V_{CC} =2.7V-3.6V, T_{A} =-40°C to +85°C


Symbol	Parameter	Notes	Min.	Max.	Unit
t _{AVAV}	Read Cycle Time		90		ns
t _{AVQV}	Address to Output Delay			90	ns
t _{ELQV}	CE# to Output Delay	3		90	ns
t _{GLQV}	OE# to Output Delay	3		20	ns
t _{PHQV}	RST# High to Output Delay			150	ns
t _{EHQZ} , t _{GHQZ}	CE# or OE# to Output in High Z, Whichever Occurs First	2		20	ns
t _{ELQX}	CE# to Output in Low Z	2	0		ns
t _{GLQX}	OE# to Output in Low Z	2	0		ns
t _{OH}	Output Hold from First Occurring Address, CE# or OE# change	2	0		ns

NOTES:

1. See AC input/output reference waveform for timing measurements and maximum allowable input slew rate.

2. Sampled, not 100% tested.

3. OE# may be delayed up to t_{ELQV} — t_{GLQV} after the falling edge of CE# without impact to t_{ELQV} .



LHF00L14

1.2.5 AC Characteristics - Write Operations^{(1), (2)}

Symbol	Parameter			Min.	Max.	Unit
t _{AVAV}	Write Cycle Time			90		ns
$t_{PHWL} (t_{PHEL})$	RST# High Recovery to WE# (CE#) Going Low			150		ns
$t_{ELWL}\left(t_{WLEL}\right)$	CE# (WE#) Setup to WE# (CE#) Going Low	1		0		ns
$t_{WLWH}(t_{ELEH})$	WE# (CE#) Pulse Width		4	60		ns
t _{DVWH} (t _{DVEH})	Data Setup to WE# (CE#) Going High		7	40		ns
$t_{AVWH} (t_{AVEH})$	Address Setup to WE# (CE#) Going High		7	50		ns
$t_{\rm WHEH} (t_{\rm EHWH})$	CE# (WE#) Hold from WE# (CE#) High			0		ns
$t_{WHDX}(t_{EHDX})$	Data Hold from WE# (CE#) High			0		ns
t_{WHAX} (t_{EHAX})	Address Hold from WE# (CE#) High			0		ns
t_{WHWL} (t_{EHEL})	WE# (CE#) Pulse Width High		5	30		ns
t (t)	WP#/ACC High Setup to WE# (CE#) Going High	WP#/ACC=V _{IH}	2	0		ns
t _{SHWH} (t _{SHEH})		WP#/ACC=V _{ACCH}	3	200		
$t_{WHGL} \left(t_{EHGL} \right)$	Write Recovery before Read			30		ns
t _{QVSL}	WP#/ACC High Hold from Valid SRD, RY/BY# High Z		3	0		ns
t _{WHR0} (t _{EHR0})	WE# (CE#) High to SR.7 Going "0"		3, 6		t _{AVQV} +50	ns
t _{WHRL} (t _{EHRL})	WE# (CE#) High to RY/BY# Going Low		3		100	ns

$V_{CC}=2.7V-3.6V$, $T_{A}=-40^{\circ}C$ to $+85^{\circ}C$

NOTES:

1. The timing characteristics for reading the status register during block erase, full chip erase, program and OTP program operations are the same as during read-only operations. Refer to AC Characteristics for read-only operations.

2. A write operation can be initiated and terminated with either CE# or WE#.


3. Sampled, not 100% tested.

4. Write pulse width (t_{WP}) is defined from the falling edge of CE# or WE# (whichever goes low last) to the rising edge of


CE# or WE# (whichever goes high first). Hence, $t_{WP}=t_{WLWH}=t_{ELEH}=t_{WLEH}=t_{ELWH}$. 5. Write pulse width high (t_{WPH}) is defined from the rising edge of CE# or WE# (whichever goes high first) to the falling edge of CE# or WE# (whichever goes low last). Hence, t_{WPH}=t_{WHWL}=t_{EHEL}=t_{WHEL}=t_{EHWL}.
6. t_{WHR0} (t_{EHR0}) after the Read Query or Read Identifier Codes/OTP command=t_{AVQV}+100ns.
7. Refer to Table 4 for valid address and data for block erase, full chip erase, program, OTP program or lock bit

configuration.





LHF00L14



1.2.7 Block Erase, Full Chip Erase, Program and OTP Program Performance⁽³⁾

Symbol	Parameter	Notes	WP#/ACC=V _{IL} orNotes(In System)			V _{IH} WP#/ACC=V _{ACCH} (In Manufacturing)			Unit
~,			Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	Min.	Typ. ⁽¹⁾	Max. ⁽²⁾	Onit
t _{WPB}	4-Kword Parameter Block Program Time	2		0.05	0.3		0.04	0.12	s
t _{WMB1}	32-Kword Block Program Time	2		0.34	2.4		0.31	1.0	s
t _{WMB2}	64-Kword Block Program Time	2		0.68	4.8		0.62	2.0	s
t _{WHQV1} / t _{EHQV1}	Word Program Time	2		10	200		9	185	μs
t _{WHOV1} / t _{EHOV1}	OTP Program Time	2		36	400		27	185	μs
t _{WHQV2} / t _{EHQV2}	4-Kword Parameter Block Erase Time	2		0.26	4		0.2	4	s
t _{WHQV3} / t _{EHQV3}	32-Kword Block Erase Time	2		0.51	5		0.5	5	s
t _{WHQV4} / t _{EHQV4}	64-Kword Block Erase Time	2		0.82	8		0.8	8	s
	Full Chip Erase Time	2		40	350		33	350	s
t _{WHRH1} / t _{EHRH1}	Program Suspend Latency Time to Read	4		5	10		5	10	μs
t _{WHRH2} / t _{EHRH2}	Block Erase Suspend Latency Time to Read	4		5	20		5	20	μs
t _{ERES}	Latency Time from Block Erase Resume Command to Block Erase Suspend Command	5	500			500			μs

 V_{CC} =2.7V-3.6V, T_A =-40°C to +85°C

NOTES:

1. Typical values measured at V_{CC}=3.0V, WP#/ACC=3.0V or 12.0V, and T_A=+25°C. Assumes corresponding lock bits are not set. Subject to change based on device characterization.

2. Excludes external system-level overhead.

3. Sampled, but not 100% tested.

4. A latency time is required from writing suspend command (WE# or CE# going high) until SR.7 going "1" or RY/BY# going High Z.

5. If the interval time from a Block Erase Resume command to a subsequent Block Erase Suspend command is shorter than t_{ERES} and its sequence is repeated, the block erase operation may not be finished.

LHF00L14

2 Related Document Information⁽¹⁾

Document No.	Document Name
FUM03802	LHF00LXX series Appendix

NOTE:

1. International customers should contact their local SHARP or distribution sales offices.

SHARP	LHF00L14		25
3 Package and packing specification		- 19 08 - 1999 - 1999 - 199 9 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997 - 1997	
[Applicability] This specification applies to IC package o	f the I EAD_EREE delivered as a s	tandard specification	
This specification applies to IC package of	I IIIC LEAD-I REE delivered as a s	landard specification.	
1. Storage Conditions.			
1-1. Storage conditions required before openi	ng the dry packing.		
 Normal temperature : 5∼40°C 			
 Normal humidity : 80%(Relative 			
"Humidity" means "Relative hum	idity"		
1-2.Storage conditions required after openin	ng the dry packing.		
In order to prevent moisture absorpti		ving storage	
conditions apply:			
(1) Storage conditions for one-time	soldering. (Convection reflow ^{*1} , I	R/Convection reflow. ^{*1} ,	
or Manual soldering.)			
• Temperature : 5∼25℃			
 Humidity : 60% max. 			
 Period : 72 hours max. after op 		2000 9.5 C25	
(2) Storage conditions for two-time s	• .		
	opening and prior to performing the	e 1st reflow.	
• Temperature : 5~25°C			
Humidity : 60% max.			
Period : 72 hours max. after o Storage conditions following o	completion of the 1st reflow and pr	ior to performing	
the 2nd reflow.	completion of the 1st renow and pr	ior to performing	
• Temperature : 5~25℃			
• Humidity : 60% max.			
• Period : 72 hours max. after c	ompletion of the 1st reflow.		
*1: Air or nitrogen environment.			
1-3. Temporary storage after opening.		u ar nlaga designant	
To re-store the devices before solderin (with a blue humidity indicator) with		and the second	
heat-sealing.	the devices and perform dry packing	ig again using	
The storage period, temperature and l	humidity must be as follows :		
(1) Storage temperature and humidi			
	e temperature and humidity of the o	irv packing.	
····· ·	· ·····		
-			
First opening $\langle X1 \rangle$	Re∙sealing ← Y — → Re•op	ening 🗲 X2 — 🕨 N	Mounting
		o	
%1 Temperature : 5∼40 $°$ 5~25 $°$	※ 1 5~40℃	5~25℃	
Humidity : 80% max. 60% max.	80% max.	60% max.	
	53		
(2) Stores parist			
(2) Storage period.	2(1) and (2)a, depending on the m	ounting method	
• Y : Two weeks max.	2(1) and (2)a, depending on the m	ounting method.	
i . Two weeks filax.			

- 2. Baking Condition.
 - (1) Situations requiring baking before mounting.
 - Storage conditions exceed the limits specified in Section 1-2 or 1-3.
 - Humidity indicator in the desiccant was already red (pink) when opened. (Also for re-opening.)
 - (2) Recommended baking conditions.
 - · Baking temperature and period :


120°C for 16~24 hours.

- · The above baking conditions apply since the trays are heat-resistant.
- (3) Storage after baking.
 - After baking, store the devices in the environment specified in Section 1-2 and mount immediately.

250°C max.


- 3. Surface mount conditions.
- The following soldering condition are recommended to ensure device quality.
- 3-1.Soldering.
- Convection reflow or IR/Convection. (one-time soldering or two-time soldering in air or nitrogen environment)
 - · Temperature and period :
 - A) Peak temperature.
 - B) Heating temperature.
 - C) Preheat temperature.
 - D) Temperature increase rate.
 - · Measuring point : IC package surface.
 - · Temperature profile:

40 to 60 seconds as 220°C It is 150 to 200°C, and is 120±30 seconds It is 1 to 3°C/seconds




SHARP





S



7.Packing Specifications (Dry packing for surface mount packages.) 7-1.Packing materials.

Material name	Material specifications	Purpose	
Inner carton	Cardboard (960 devices / inner carton max.)	Packing the devices. (10 trays / inner carton)	
Tray	Conductive plastic (96 devices / tray)	Securing the devices.	
Upper cover tray	Conductive plastic (1 tray / inner carton)	Securing the devices.	
Laminated aluminum bag	Aluminum polyethylene	Keeping the devices dry.	
Desiccant	Silica gel	Keeping the devices dry.	
Label	Paper	Indicates part number, quantity, and packed date.	
PP band Polypropylene (3 pcs. / inner carton)		Securing the devices.	
Outer carton	Cardboard (3840 devices / outer carton max.)	Outer packing.	

(Devices must be placed on the tray in the same direction.)

7-2.Outline dimension of tray.


Refer to the attached drawing.

7-3.Outline dimension of carton.


Refer to the attached drawing.


8. Precautions for use.

- (1) Opening must be done on an anti-ESD treated workbench. All workers must also have undergone anti-ESD treatment.
- (2) The trays have undergone either conductive or anti-ESD treatment. If another tray is used, make sure it has also undergone conductive or anti-ESD treatment.
- (3) The devices should be mounted the devices within one year of the date of delivery.



20040310





32

A-1 RECOMMENDED OPERATING CONDITIONS

A-1.1 At Device Power-Up

AC timing illustrated in Figure A-1 is recommended for the supply voltages and the control signals at device power-up. If the timing in the figure is ignored, the device may not operate correctly.




Figure A-1. AC Timing at Device Power-Up

For the AC specifications t_{VR} , t_R , t_F in the figure, refer to the next page. See the "ELECTRICAL SPECIFICATIONS" described in specifications for the supply voltage range, the operating temperature and the AC specifications not shown in the next page.

A-1.1.1 Rise and Fall Time

Symbol	Parameter	Notes	Min.	Max.	Unit
t _{VR}	V _{CC} Rise Time	1	0.5	30000	μs/V
t _R	Input Signal Rise Time			1	μs/V
t _F	Input Signal Fall Time	1, 2		1	μs/V


NOTES:

1. Sampled, not 100% tested.

2. This specification is applied for not only the device power-up but also the normal operations.

A-1.2 Glitch Noises

Do not input the glitch noises which are below V_{IH} (Min.) or above V_{IL} (Max.) on address, data, reset, and control signals, as shown in Figure A-2 (b). The acceptable glitch noises are illustrated in Figure A-2 (a).



A-2 RELATED DOCUMENT INFORMATION⁽¹⁾

Document No.	Document Name	
AP-001-SD-E	Flash Memory Family Software Drivers	
АР-006-РТ-Е	Data Protection Method of SHARP Flash Memory	
AP-007-SW-E	RP#, V _{PP} Electric Potential Switching Circuit	

NOTE:

1. International customers should contact their local SHARP or distribution sales office.

SPECIFICATIONS ARE SUBJECT TO CHANGE WITHOUT NOTICE.

Suggested applications (if any) are for standard use; See Important Restrictions for limitations on special applications. See Limited Warranty for SHARP's product warranty. The Limited Warranty is in lieu, and exclusive of, all other warranties, express or implied. ALL EXPRESS AND IMPLIED WARRANTIES, INCLUDING THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR USE AND FITNESS FOR A PARTICULAR PURPOSE, ARE SPECIFICALLY EXCLUDED. In no event will SHARP be liable, or in any way responsible, for any incidental or consequential economic or property damage.

SHARP®

NORTH AMERICA

SHARP Microelectronics of the Americas 5700 NW Pacific Rim Blvd. Camas, WA 98607, U.S.A. Phone: (1) 360-834-2500 Fax: (1) 360-834-8903 Fast Info: (1) 800-833-9437 www.sharpsma.com

TAIWAN

SHARP Electronic Components (Taiwan) Corporation 8F-A, No. 16, Sec. 4, Nanking E. Rd. Taipei, Taiwan, Republic of China Phone: (886) 2-2577-7341 Fax: (886) 2-2577-7326/2-2577-7328

CHINA

SHARP Microelectronics of China (Shanghai) Co., Ltd. 28 Xin Jin Qiao Road King Tower 16F Pudong Shanghai, 201206 P.R. China Phone: (86) 21-5854-7710/21-5834-6056 Fax: (86) 21-5854-4340/21-5834-6057 Head Office:

No. 360, Bashen Road,

Xin Development Bldg. 22 Waigaoqiao Free Trade Zone Shanghai 200131 P.R. China Email: smc@china.global.sharp.co.jp

EUROPE

SHARP Microelectronics Europe Division of Sharp Electronics (Europe) GmbH Sonninstrasse 3 20097 Hamburg, Germany Phone: (49) 40-2376-2286 Fax: (49) 40-2376-2232 www.sharpsme.com

SINGAPORE

SHARP Electronics (Singapore) PTE., Ltd. 438A, Alexandra Road, #05-01/02 Alexandra Technopark, Singapore 119967 Phone: (65) 271-3566 Fax: (65) 271-3855

HONG KONG

SHARP-ROXY (Hong Kong) Ltd. 3rd Business Division, 17/F, Admiralty Centre, Tower 1 18 Harcourt Road, Hong Kong Phone: (852) 28229311 Fax: (852) 28660779 www.sharp.com.hk **Shenzhen Representative Office:** Room 13B1, Tower C, Electronics Science & Technology Building Shen Nan Zhong Road Shenzhen, P.R. China Phone: (86) 755-3273731 Fax: (86) 755-3273735

JAPAN

SHARP Corporation Electronic Components & Devices 22-22 Nagaike-cho, Abeno-Ku Osaka 545-8522, Japan Phone: (81) 6-6621-1221 Fax: (81) 6117-725300/6117-725301 www.sharp-world.com

KOREA

SHARP Electronic Components (Korea) Corporation RM 501 Geosung B/D, 541 Dohwa-dong, Mapo-ku Seoul 121-701, Korea Phone: (82) 2-711-5813 ~ 8 Fax: (82) 2-711-5819